

LCE N-Channel Enhancement Mode Power MOSFET

Description


The LCE3420 uses advanced trench technology to provide excellent $R_{DS(ON)}$, low gate charge and operation with gate voltages as low as 1.8V. This device is suitable for use as a uni-directional or bi-directional load switch.

General Features

- $V_{DS} = 20V, I_D = 6A$
- $R_{DS(ON)} < 35m\Omega @ V_{GS}=2.5V$
- $R_{DS(ON)} < 28m\Omega @ V_{GS}=4.5V$
- High Power and current handling capability
- Lead free product is acquired
- Surface Mount Package

Application

- Uni-directional Load switch
- Bi-directional Load switch



Schematic diagram



SOT-23 top view

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
3420	LCE3420	SOT-23	Ø180mm	8 mm	3000 units

Absolute Maximum Ratings ($T_A=25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	20	V
Gate-Source Voltage	V_{GS}	± 10	V
Drain Current-Continuous	I_D	6	A
Drain Current-Pulsed ^(Note 1)	I_{DM}	30	A
Maximum Power Dissipation	P_D	1.25	W
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 150	$^\circ C$

Thermal Characteristic

Thermal Resistance, Junction-to-Ambient ^(Note 2)	$R_{\theta JA}$	100	$^\circ C/W$
---	-----------------	-----	--------------

Electrical Characteristics ($T_A=25^\circ C$ unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{GS}=0V, I_D=250\mu A$	20	22	-	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS}=20V, V_{GS}=0V$	-	-	1	μA

Gate-Body Leakage Current	I_{GSS}	$V_{GS}=\pm 10V, V_{DS}=0V$	-	-	± 100	nA
On Characteristics (Note 3)						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=250\mu A$	0.5	0.7	1.0	V
Drain-Source On-State Resistance	$R_{DS(ON)}$	$V_{GS}=2.5V, I_D=4.0 A$	-	27	35	m Ω
		$V_{GS}=4.5V, I_D=5.0A$	-	20	28	m Ω
Forward Transconductance	g_{FS}	$V_{DS}=5V, I_D=6A$	-	25	-	S
Dynamic Characteristics (Note 4)						
Input Capacitance	C_{ISS}	$V_{DS}=10V, V_{GS}=0V,$ $F=1.0MHz$	-	515	-	PF
Output Capacitance	C_{OSS}		-	90	-	PF
Reverse Transfer Capacitance	C_{RSS}		-	72	-	PF
Switching Characteristics (Note 4)						
Turn-on Delay Time	$t_{d(on)}$	$V_{DD}=10V, R_L=1.7\Omega$ $V_{GS}=10V, R_{GEN}=3\Omega$	-	3	-	nS
Turn-on Rise Time	t_r		-	7.5	-	nS
Turn-Off Delay Time	$t_{d(off)}$		-	20	-	nS
Turn-Off Fall Time	t_f		-	6	-	nS
Total Gate Charge	Q_g	$V_{DS}=10V, I_D=6A, V_{GS}=10V$	-	12	-	nC
Gate-Source Charge	Q_{gs}		-	1	-	nC
Gate-Drain Charge	Q_{gd}		-	2	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	V_{SD}	$V_{GS}=0V, I_S=1A$	-	-	1.2	V
Diode Forward Current (Note 2)	I_S		-	-	6	A

Notes:

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, $t \leq 10$ sec.
3. Pulse Test: Pulse Width $\leq 300\mu s$, Duty Cycle $\leq 2\%$.
4. Guaranteed by design, not subject to production

Typical Electrical and Thermal Characteristics




Figure 1: Switching Test Circuit




Figure 2: Switching Waveforms




Figure 3 Output Characteristics




Figure 4 Transfer Characteristics




Figure 5 Drain-Source On-Resistance







Figure 6 Drain-Source On-Resistance




Vgs Gate-Source Voltage (V)
Figure 7 Rdson vs Vgs




T_J-Junction Temperature(°C)
Figure 8 Power Dissipation




Qg Gate Charge (nC)
Figure 9 Gate Charge



Vds Drain-Source Voltage (V)
Figure 10 Source- Drain Diode Forward



Vds Drain-Source Voltage (V)
Figure 11 Capacitance vs Vds



Vds Drain-Source Voltage (V)
Figure 12 Safe Operation Area





Figure 13 Normalized Maximum Transient Thermal Impedance

SOT-23 Package Information



Symbol	Dimensions in Millimeters	
	MIN.	MAX.
A	0.900	1.150
A1	0.000	0.100
A2	0.900	1.050
b	0.300	0.500
c	0.080	0.150
D	2.800	3.000
E	1.200	1.400
E1	2.250	2.550
e	0.950TYP	
e1	1.800	2.000
L	0.550REF	
L1	0.300	0.500
θ	0°	8°

Notes

1. All dimensions are in millimeters.
2. Tolerance $\pm 0.10\text{mm}$ (4 mil) unless otherwise specified
3. Package body sizes exclude mold flash and gate burrs. Mold flash at the non-lead sides should be less than 5 mils.
4. Dimension L is measured in gauge plane.
5. Controlling dimension is millimeter, converted inch dimensions are not necessarily exact.

Shanghai Leiditech Electronic Co.,Ltd

Email: sale1@leiditech.com

Tel : +86 - 021 50828806

Fax : +86 - 021 50477059